ESD TR5.4-04:2013
ESD TR5.4-04:2013 Transient Latch-Up Testing Specifies transient latch-up (TLU) as a state in which a low-impedance path, resulting from a transient overstress that triggers a parasitic thyristor structure or bipolar structure or combinations of